kw.\*:("INTERFERENCE MEMOIRE")
Results 1 to 3 of 3
Selection :
SOME PERFORMANCE ISSUES IN MULTIPROCESSOR SYSTEM DESIGN.BHANDARKAR DP.1977; I.E.E.E. TRANS. COMPUTERS; U.S.A.; DA. 1977; VOL. 26; NO 5; PP. 506-511; BIBL. 11 REF.Article
COMPARATIVE PERFORMANCE ANALYSIS OF SINGLE BUS MULTIPROCESSOR ARCHITECTURESAJMONE MARSAN M; BALBO G; CONTE G et al.1982; IEEE TRANSACTIONS ON COMPUTERS; ISSN 0018-9340; USA; DA. 1982; VOL. 31; NO 12; PP. 1179-1191; BIBL. 20 REF.Article
Bus and memory interference in double bus multiprocessor systemsMARSAN, A; CARRA, G.Microprocessing and microprogramming. 1984, Vol 13, Num 2, pp 73-96, issn 0165-6074Article